

Fig.1




Fig.2





Fig.3



PROTOCOL CHANNEL MESSAGES

[illegible]

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
CPU OPCODES												TIME STAMP			




Fig. 6




Fig. 7






Fig. 8



**FIG 9**




Figure 10

FIG. 11 is a schematic diagram of a memory array 100, showing a cross-section of the array. The array includes a substrate 102, a gate stack 104, and a word line 106. The word line 106 is connected to a memory cell 108, which includes a storage capacitor 110 and a data line 112. The memory cell 108 is connected to a bit line 114. The array is divided into two sections, each containing a word line 106 and a bit line 114. The word line 106 is connected to a memory cell 108, which includes a storage capacitor 110 and a data line 112. The memory cell 108 is connected to a bit line 114. The array is divided into two sections, each containing a word line 106 and a bit line 114.




FIG 11




Figure 12

Step	1	3	4	5	6	7	8	9	2
Index	256	320	352	368	376	380	382	383	384
Key	1000	1300	1400	1500	1600	1700	1800	1900	2000

FIG. 13




FIG. 14